Settings
Fast Delivery
Free Shipping
Incoterms
Payment Types
Marketplace Product
Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Product List
In a complex system, it is common to do a frequency offset during the manufacturing process to understand the system clock timing margin. This would traditionally be done using two crystal oscillators on a single board. The two oscillators are electronically selected by a third component during the margin test. Using the PureEdge™ solution, it is possible to use a dual frequency device to do the margining test. The frequency selection is controlled via software. By using fewer components, the test time is minimized, system reliability is improved and the total cost of the system is reduced.
PTM Published on: 2011-02-03
Ireland