Slide 1 Slide 2 Slide 3 Slide 4 Slide 5 Slide 6 Slide 7 Slide 8 Slide 9 Slide 10 Slide 11 Slide 12 Slide 13 Slide 14 Slide 15 Slide 16 Slide 17 Slide 18 Slide 19 Slide 20 Slide 21 Product List
Topic 3 Host System Overview Slide 7

One of the key features of Concerto™ is the memory protection unit which improves system reliability by defining the memory attributes; no access, read/write, or read only for different memory regions. If a program accesses a memory location that is prohibited by the MPU the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in the OS environment. The MMU provides up to eight different regions and an optional, pre-defined background region from 32-bits to 4 GB range. The Cortex™-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings. The MPU registers can only be accessed from privilege mode. The benefits of this is that it enforces the privilege rules, it separates processes, and it also enforces the access rules when reading and writing to the memory.

PTM Published on: 2012-08-01